## PowerPC User-Level Instruction Set Quick Reference Card

© Copyright 2010, Tennessee Carmel-Veilleux [tcv@ro.boto.ca](mailto:tcv@ro.boto.ca)
Based on a mnemonic presentation idea from Bill Karsh in his
PowerPC tutorial series in MacTech magazine (http://macte.ch/luHry)

## Notation

\| Concatenation of bit blocks
Alternation
UIMMnn Unsigned immediate of $n n$ bits (ie: UIMM16 $=16$ bits)
SIMMnn Signed immediate of nn bits (ie: SIMM26 $=26$ bits)
EXT Sign-extend to word
$(\mathrm{rA} \mid 0) \quad$ In some instances, value " 0 " for register rA (meaning r 0 ) is a special case that actually means "use the value 0 ".
<> List of functional suffixes (append 0 or 1 from the list)
[ ] List of optional suffixes ( 0 or more, in the order specified) Example of multiple suffixes for an instruction:
add $<\mathrm{c}|\mathrm{e}| \mathrm{me} \mid \mathrm{ze}>[\mathrm{o},$.$] : add, addc, addme, addze, addo, addco,$ addeo, addmeo, addzeo, add., addc., adde., addme., addze., addo., addeo., addmeo., addzeo. are all valid.

## Registers

- r0-r31: General-purpose integer registers
- LR: Link register, saves return address of branches that link
- CTR: Counter for auto-decrementing loops
- CR: Condition register
- composed of 8 condition records (CR0-CR7)
- saves results of comparisons and ALU operations

- XER: Exception register, saves overflow and carry states

| so | OV | CA | Reserved | ${ }_{\text {suwssitswx }}$ |
| :---: | :---: | :---: | :---: | :---: |

## Label suffixes

Assemblers general recognize several suffixes for labels and values. These suffixes provide ways to extract only parts of an operand for use in immediate values.

- VALUE@h: Only the high 16 -bit part (bits 0-15).
- VALUE@ha: Like @h, but adjusted to compensate for sign extension applied by an "addi VALUE@1" on the same register.
- VALUE@I: Only the low 16 -bit part (bits $16-31$ ).

NOTE: Compare the following two ways to load an immediate value into a register (equivalent in result but different in spirit):

1. addis rD,0,VALUE@ha
addi rD, rD, VALUE@1
2. addis rD, 0, VALUE@h
ori rD, rD, VALUE@1

With the first method, the addi instruction does sign extension on its 16-bit signed immediate operand. If we want to load, for instance $0 x 12348765$, the value 0x8765 from "0x12348765@l" will be signextended to 0xFFFF8765. This will cause an off-by-one error if we add it with $0 \times 12340000$ from addis rD,0,0x12348765@h. The @ha suffix verifies this condition ("negative" low 16 bits) and adjusts the high-part so that when it is added with the sign-extended low part, the result correct: 0x12348765 in our case. With the second method, using ori which does not sign-extend its operand, the high part requires no adjustment.

## Load and store instructions

## Addressing modes

The PowerPC has only two addressing modes, but combining them with the load/store instructions options yields many possibilities. The addressing modes (using lwz as an example) are:

- Iwz rD, offset $(\mathrm{rA} \mid 0) \rightarrow$ Register-indirect with immediate offset

$$
\rightarrow \mathrm{EA}=(\mathrm{rA}+\text { offset }) \text { or }(0+\text { offset })
$$

$\rightarrow$ Offset is a 16 bit signed immediate value

- lwzx rD, (rA|0), rB $\rightarrow$ Register-indirect with indexing

$$
\rightarrow \mathrm{EA}=(\mathrm{rA}+\mathrm{rB}) \text { or }(0+\mathrm{rB})
$$

## Single loads and stores

| Instruction | Operation |
| :---: | :---: |
| $\mathrm{lbz}[\mathrm{u}, \mathrm{x}] \mathrm{rD}, \mathrm{d}(\mathrm{rA})$ | $\mathrm{rD} \leftarrow$ byte from MEM[EA] |
| lhz[u, x] rD, d(ra) | $\mathrm{rD} \leftarrow$ half-word from MEM[EA] |
| lha[ $\mathrm{u}, \mathrm{x}] \mathrm{rD}, \mathrm{d}(\mathrm{rA})$ | $\mathrm{rD} \leftarrow$ sign-extended half word from MEM[EA] |
| lwz[u, x$]$ rD, $\mathrm{d}(\mathrm{ra})$ | $\mathrm{rD} \leftarrow$ word from MEM[EA] |
| $\operatorname{stb}[u, x] r s, d(r A)$ | $\mathrm{rS}[24: 31] \rightarrow \mathrm{MEM}[\mathrm{EA}]$ (store byte) |
| $\operatorname{sth}[u, x] r s, d(r A)$ | $\mathrm{rS}[16: 31] \rightarrow$ MEM[EA] (store half-word) |
| $s t w[u, x] r s, d(r A)$ | $\mathrm{rS} \rightarrow \mathrm{MEM}[\mathrm{EA}]$ (store word) |

- " $z$ " load suffix: treat as unsigned, zero-extend, right-justify.
- "a" load suffix: "algebraic": sign-extend to word.
- [u]: "update": if (rA !=0) then $\mathrm{rA} \leftarrow \mathrm{EA}$ after load or store. In the case of loads, condition (rD $!=\mathrm{rA}$ ) also applies (logically so).
- [x]: "with indexing" (see addressing modes above), use operands as in "lwzx rD, (rA|0), rB" instead of "lwz rD, $\mathrm{d}(\mathrm{RA})$ ".

Multiple loads and stores

| Instruction | Operation |
| :---: | :---: |
| lmw rD, d( rA ) | $\mathrm{n}=(32-\mathrm{rD}) ; \mathrm{n}$ consecutive words starting at EA are loaded into GPRs rD through r31. For example : lmw r29,0(r8) loads r29, r30 and r31 from consecutive, increasing addresses starting at EA. |
| stmw rS, d(rA) | $\mathrm{n}=(32-\mathrm{rS}) ; \mathrm{n}$ consecutive words starting at EA are stored from the GPRs rS through r31. For example, if $\mathrm{rS}=29, \mathrm{r} 29,30$ and r31 are stored at consecutive, increasing addresses starting at EA. |

String loads and stores (lswi, 1swx, stswi, stswx) are omitted for brevity and because they are not available on all PPCs.

## Arithmetic and logic instructions

Addition, subtraction, negation

| Instruction | Operands | Operation |
| :---: | :---: | :---: |
| add<c, e> [o, .] | rD, rA, rB | $\mathrm{rD} \leftarrow \mathrm{rA}+\mathrm{rB}$ |
| addi<s, c, c.> | rD, (rA\|0), SIMM | $\mathrm{rD} \leftarrow(\mathrm{rA} \mid 0)+\mathrm{EXT}$ (SIMM16) |
| addme[o,.] | rD, rA | $\mathrm{rD} \leftarrow \mathrm{rA}+\mathrm{XER}[\mathrm{CA}]-1$ |
| addze[o,.] | rD, rA | $\mathrm{rD} \leftarrow \mathrm{rA}+0+\mathrm{XER}[\mathrm{CA}]$ |
| neg[o,.] | rD, rA | $\mathrm{rD} \leftarrow(\neg \mathrm{rA}+1)$ <br> (2's complement negation) |
| subf<c, e> [o,.] | rD, rA, rB | $\mathrm{rD} \leftarrow \mathrm{rB}-\mathrm{rA}$ |
| subfic | rD, rA, SIMM | $\mathrm{rD} \leftarrow \mathrm{EXT}(\mathrm{SIMM} 16)-\mathrm{rA}$ |
| subfme[o,.] | rD, rA | $\mathrm{rD} \leftarrow-1-\mathrm{rA}+\mathrm{XER}[\mathrm{CA}]$ |
| subfze[o,.] | rD, rA | $\mathrm{rD} \leftarrow 0-\mathrm{rA}+\mathrm{XER}[\mathrm{CA}]$ |

- " $i$ " suffix: "immediate": second operand is 16-bit sign-extended immediate value.
- "s" suffix: "shifted": immediate value is logical shifted left 16 bits prior to being used.
- " $z$ " suffix: replaces rB with immediate value 0 ( $0 x 00000000$ ).
- " $m$ " suffix: replaces rB with immediate value -1 (0xFFFFFFFF).
- "e" suffix: extended add or subtract. The value of XER[CA] is added to the result, enabling multi-word carry arithmetic. The value of XER[CA] is updated by these operations also.
- "c" suffix: carry updated. XER[CA] is updated with the operation's carry state (by default, the carry is unaffected).
- [o]: overflow updated. XER[OV] and XER[SO] are updated according to whether the operation overflows or not.
- [ . ]: Record result of operation in CR0 $(<0,>0,=0$, SO $)$

Bitwise logical operations and shifts

| Instruction | Operands | Operation |
| :---: | :---: | :---: |
| and[ $\mathrm{c},$. | rD, rA, rB | $\mathrm{rD} \leftarrow \mathrm{rA} \wedge \mathrm{rB}$ |
| andi. | rD, rA, UIMM | $\mathrm{rD} \leftarrow \mathrm{rA} \wedge$ UIMM16 |
| andis. | rD, rA, UIMM | $\mathrm{rD} \leftarrow \mathrm{rA} \wedge(\mathrm{UIMM16} \ll 16)$ |
| cntlzw[.] | rD, rA | $\mathrm{rD} \leftarrow$ number of leading zeros in rA |
| eqv[.] | rD, rA, rB | $\mathrm{rD} \leftarrow \neg(\mathrm{rA} \oplus \mathrm{rB})$ (would be "xnor") |
| extsb[.] | rD, rA | $\mathrm{rD} \leftarrow \mathrm{EXT}(\mathrm{rA}[24: 31])$ (sign-extend low byte of rA ) |
| extsh[.] | rD, rA | $\mathrm{rD} \leftarrow \mathrm{EXT}(\mathrm{rA}[16: 31])$ (sign-extend low half-word of rA ) |
| nand [.] | rD, rA, rB | $\mathrm{rD} \leftarrow \neg(\mathrm{rA} \wedge \mathrm{rB})$ |
| nor[.] | rD, rA, rB | $\mathrm{rD} \leftarrow \neg(\mathrm{rA} \vee \mathrm{rB})$ |
| or [ $c,$. | rD, rA, rB | $\mathrm{rD} \leftarrow \mathrm{rA} \vee \mathrm{rB}$ |
| ori | rD, rA, UIMM | $\mathrm{rD} \leftarrow \mathrm{rA} \vee($ UIMM16) |
| oris | rD, rA, UIMM | $\mathrm{rD} \leftarrow \mathrm{rA} \vee($ UIMM16 $\ll 16$ ) |
| slw[.] | rD, rA, rB | $\mathrm{rD} \leftarrow \mathrm{rA} \ll \mathrm{rB}$ [26:31] (logical) |
| srw[.] | rD, rA, rB | $\mathrm{rD} \leftarrow \mathrm{rA} \gg \mathrm{rB}$ [26:31] (logical) |
| srawi[.] | rD, rA, UIMM | $\mathrm{rD} \leftarrow \mathrm{rA} \gg$ UIMM5 (arithmetic) |
| sraw[.] | rD, rA, rB | $\mathrm{rD} \leftarrow \mathrm{rA} \gg \mathrm{rB}[26: 31]$ (arithmetic) |
| xor[c, .] | rD, rA, rB | $\mathrm{rD} \leftarrow \mathrm{rA} \oplus \mathrm{rB}$ |
| xori | rD, rA, UIMM | $\mathrm{rD} \leftarrow \mathrm{rA} \oplus(\mathrm{UIMM16})$ |
| xoris | rD, rA, UIMM | $\mathrm{rD} \leftarrow \mathrm{rA} \oplus(\mathrm{UIMM16} \ll 16)$ |

- [c]: Complement (invert) the value from rB prior to using it. The actual value residing in rB is unaffected.
- [ . ]: Record result of operation in $\operatorname{CR} 0(<0,>0,=0, \mathrm{SO})$
- NOTE: on shifts, values 0-32 are valid. For arithmetic shift rights, a value of 32 fills the word with the sign bit. For logical shift lefts, a value of 32 sets the word to 0 .


## Multiplication

| Inst. | Operands | Operation |
| ---: | :--- | :--- |
| mulhw | $\mathrm{rD}, \mathrm{rA}, \mathrm{rB}$ | $\mathrm{rD} \leftarrow \mathrm{rA} \times \mathrm{rB}$ (32 upper bits of 64-bit result) |
| mulli | $\mathrm{rD}, \mathrm{rA}, \mathrm{SIMM}$ | $\mathrm{rD} \leftarrow(\mathrm{rA} \times \mathrm{SIMM16)}$ (32 lower bits of 48- <br> bit result) |
| mullw | $\mathrm{rD}, \mathrm{rA}, \mathrm{rB}$ | $\mathrm{rD} \leftarrow \mathrm{rA} \times \mathrm{rB}$ (32 lower bits of 64-bit result) |

## Division

| Inst. | Operands | Operation |
| :---: | :--- | :--- |
| divw $\langle u>[o,]$. | $r D, r A, r B$ | $\mathrm{rD} \leftarrow \mathrm{rA} \div \mathrm{rB}$ |

- "u" suffix: treat operands as unsigned numbers
- [o]: Record overflow of result
- [.]: Record result of operation in CR0 $(<0,>0,=0, \mathrm{SO})$


## Rotate and mask

| Inst. | Operands | Operation |
| :---: | :--- | :--- |
| rlwimi [.] | $\mathrm{rD}, \mathrm{rA}, \mathrm{UIMM}, \mathrm{MB}, \mathrm{ME}$ | $\mathrm{rD} \leftarrow$ rotate rA left by UIMM bits, <br> mask and insert result in rD |
| rlwinm[.] | $\mathrm{rD}, \mathrm{rA}, \mathrm{UIMM}, \mathrm{MB}, \mathrm{ME}$ | $\mathrm{rD} \leftarrow$ rotate rA left by UIMM bits <br> and mask |
| rlwnm[.] | $\mathrm{rD}, \mathrm{rA}, \mathrm{rB}, \mathrm{MB}, \mathrm{ME}$ | $\mathrm{rD} \leftarrow$ rotate rA left by rB bits and <br> mask |

- For all these instructions, a mask M is built by starting with a zero word ( $0 \times 00000000$ ) and setting bits to " 1 " starting at bit number MB and ending at bit number ME, both inclusive. It is possible to wrap-around while generating the mask (ie: MB $>\mathrm{ME}$ ).


## Examples:

$\operatorname{MASK}(\mathrm{MB}, \mathrm{ME})$ with $\mathrm{MB}=29$ and $\mathrm{ME}=3$ :


## MASK(MB,ME) with $\mathrm{MB}=8$ and $\mathrm{ME}=14$ :


rlwimi $r 3, r 4,6,20,25(r 4=0 \times 0 F F 0$ 0017, $r 3=0 \times 12 A B$ CDEF)

1. Generate mask: $\operatorname{MASK}(20,25)=0 x 0000 \_0 F C 0$ 2. Rotate source: $\quad \mathrm{tmp} 1=\mathrm{r} 4$ ROL $6=0 \times 5 C 00 \_05 \mathrm{C} 3$ 3. Extract field: $\quad \operatorname{tmp} 2=\operatorname{tmp} 1 \wedge$ MASK $=0 \times 0000 \_05 \mathrm{C} 0$ 4. Mask destination: $\quad \operatorname{tmp} 3=\mathrm{r} 3 \wedge \neg \mathrm{MASK}=0 \times 12 \mathrm{AB}$ _C02F 5. Insert field in destination: $\mathrm{r} 3 \leftarrow \mathrm{tmp} 2 \vee \mathrm{tmp} 3=0 \times 12 \mathrm{AB}$ _- C 5 EF

The previous 5 steps as binary:

1. 0b0000_0000_0000_0000_0000_1111_1100_0000
2. 0b1111_1100_0000_0000_0000_0101_1100_0011
3. 0b0000_0000_0000_0000_0000_0101_1100_0000
4. 0b0001_0010_1010_1011_1100_0000_0010_1111
5. 0b0001_0010_1010_1011_1100_0101_1110_1111
rlwinm $r 3, r 4,12,20,31$ ( $r 4=0 \times 5 A 70 \_00 B B$ )
$\begin{array}{llll}\text { 1. } & \text { Generate mask: } & \operatorname{MASK}(20,31) & =0 x 0000 \_0 \mathrm{FFF} \\ \text { 2. } & \text { Rotate source: } & \mathrm{tmp1}=\mathrm{r} 4 \mathrm{ROL} 12 & =0 \times 000 \mathrm{~B} \text { _B5A7 } \\ \text { 3. } & \text { Extract field in destination: } & \mathrm{r} 3 \leftarrow \mathrm{tmp1} \mathrm{\vee} \mathrm{MASK} & =0 \times 0000 \text { _05A7 }\end{array}$

## Comparison instructions

| Inst. | Operands | Operation |
| :--- | :--- | :--- |
| cmp | crD, $L, r A, r B$ | Compare signed rA to rB |
| cmpi | crD, $L, r A$, SIMM | Compare signed rA to EXT(SIMM16) |
| cmpl | crD, L, rA, rB | Compare unsigned rA to rB |
| cmpli | crD, L, rA, UIMM | Compare unsigned rA to <br> (0x0000 \|| UIMM16) |

- crD can be omitted. In that case, the assembler assumes cr0
- The L field means "Long" (64-bit compare) if set to " 1 ", or 32-bit compare if set to " 0 ". On 32-bit PowerPC, L should always be set to " 0 ". Because of this, a simplified mnemonic exists for all "cmp"-series instructions: "cmpw crD, rA, $r \mathrm{rB}$ " is equivalent to "cmp crD, $0, r A, r B "$, etc.
- For all these instructions, the result of a comparison from rA to (rB|SIMM|UIMM) is stored in the specified condition register crD. For example, cmp $3,0, \mathrm{rA}, \mathrm{rB}$ would yield $\mathrm{cr} 3=$ " $100 \|$ XER[SO]" if $\mathrm{rA}<\mathrm{rB}, \mathrm{cr} 3=$ " $010 \|$ XER[SO]" if $\mathrm{rA}>\mathrm{rB}$ and $\mathrm{cr} 3=" 001 \|$ XER[SO]" if $\mathrm{rA}=\mathrm{rB}$


## Condition register manipulation instructions

| Inst. | Operands | Operation |
| :---: | :---: | :---: |
| crand | crbD, crbA, crbB | $\mathrm{crbD} \leftarrow \mathrm{crbA} \wedge \mathrm{crbB}$ |
| crandc | crbD, crbA, crbB | $\mathrm{crbD} \leftarrow \mathrm{crbA} \wedge \neg \mathrm{crbB}$ |
| creqv | crbD, crbA, crbB | $\mathrm{crbD} \leftarrow \neg(\mathrm{crbA} \oplus \mathrm{crbB})$ |
| crnand | crbD, crbA, crbB | $\mathrm{crbD} \leftarrow \neg(\mathrm{crbA} \wedge \mathrm{crbB})$ |
| crnor | crbD, crbA, crbB | $\mathrm{crbD} \leftarrow \neg(\mathrm{crbA} \vee \mathrm{crbB})$ |
| cror | crbD, crbA, crbB | $\mathrm{crbD} \leftarrow \mathrm{crbA} \vee \mathrm{crbB}$ |
| crorc | crbD, crbA, crbB | $\mathrm{crbD} \leftarrow \mathrm{crbA} \vee \neg \mathrm{crbB}$ |
| crxor | crbD, crbA, crbB | $\mathrm{crbD} \leftarrow \mathrm{crbA} \oplus \mathrm{crbB}$ |
| mcrf | crD, crA | $\mathrm{crD} \leftarrow \mathrm{crA}$ (move field A to field D) |
| crclr | crbD | Simplified for crxor crbD, crbD, crbD |
| crmove | crbD, crbA | Simplified for cror crbD, crbA, crbA |
| crnot | crbD, crbA | Simplified for crnor crbD, crbA, crbA |
| crset | crbD | Simplified for creqv crbD, crbD, crbD |

- For the $\mathrm{cr}\langle\mathrm{OP}\rangle$ instructions, operands $\mathrm{crb}[\mathrm{A}, \mathrm{B}, \mathrm{D}]$ mean "condition register bit", with value 0-31. All of these instructions carry-out logical operations between single bits of the CR, no matter what the conventional "meanings" of the bits are ( $<0,>0,=0, \mathrm{SO}$ ).


## Example:

- cror $0,5,6: \operatorname{CR}[0] \leftarrow \mathrm{CR}[5] \vee \mathrm{CR}[6]$, thus $\mathrm{cr} 0[=0] \leftarrow 1$, if cr1 had " $>=$ " comparison result, otherwise $\mathrm{cr} \theta[=0] \leftarrow 0$.


## Branch instructions

The PowerPC architecture uses a very flexible branching unit to decode the several fields contained in branch instructions. We will cover the basic branch instructions and their fields, and then present tables and examples of simplified branch mnemonics.

## Field names

- BI (Branch Input): which bit of the CR is used as a branch condition
- BO (Branch Options): how to treat CTR and BI to determine if branching occurs
- Target: where to branch


## Branch instructions

| Inst. | Operands | Operation |
| :--- | :--- | :--- |
| $b[l, a]$ | target | Branch unconditionally |
| $b c[l, a]$ | $B O, B I$, target | Branch conditionally |
| $b c l r[l]$ | $B O, B I$ | Branch to LR conditionally |
| $b c \operatorname{bctr}[1]$ | $B O, B I$ | Branch to CTR conditionally |

- [l]: linking: store current PC +4 in LR, so that a "blr" instruction can be used to return from a function call.
- [a]: absolute: target is an absolute address instead of a PC-relative displacement.
- For the $b[1, a]$ instruction, target is a 26 -bit signed immediate with 2 LSbs always "0" (4-bytes aligned). Maximum branch distance is [-33,554, 432...33,554,428].
- For the $b c[1, a]$ instruction, target is a 16 -bit signed immediate with 2 LSbs always " 0 " (4-bytes aligned). Maximum branch distance is [-32,768 ...32764].
- In the case of non-absolute (no [a] option) branches, the target displacement is added to PC. A displacement of 0 is an infinite loop at the current PC. For the unconditional branch ([a] option), the target is still signed, but the displacement is based around $0 \times 0000 \_0000$.
- To obtain the value of PC, one can branch linking to the next instruction (bl +4). The LR will contain the PC value at that next instruction. This trick is used by compilers to access local constant pools inserted after function return instructions.
- PowerPC assemblers and linkers will always adjust relocations so that displacements and labels can be specified directly, without having to adjust the value formats to the field formats. For example, " $b+8$ " will get encoded as a target of $0 \times 000002$ (stripped of the 2 LSbs ) automatically in the instruction.
- BI values can be simplified with constants named cr0 through cr7 with values $0-7$ respectively and constants named $\mathrm{lt}, \mathrm{gt}$,eq,so with values $0-3$ respectively. Then, $\operatorname{cr} 4[<0]$, which is $\mathrm{BI}=16$ can be written as (cr4*4)+lt.
BO values

| BO | Branch if | Symbol |
| :---: | :--- | :---: |
| $0000 y$ | Decremented CTR $\neq 0$ and the condition is false. | dnzf |
| 0001y | Decremented CTR $=0$ and the condition is false. | dzf |
| $001 z y$ | Branch if the condition is false. | f |
| $0100 y$ | Decremented CTR $\neq 0$ and the condition is true. | dnzt |
| $0101 y$ | Decremented CTR $=0$ and the condition is true. | dzt |
| $011 z y$ | Branch if the condition is true. | t |
| $1 z 00 y$ | Decremented CTR $\neq 0$ (only CTR checked). | dnz |
| $1 z 01 y$ | Decremented CTR $=0$ (only CTR checked). | dz |
| $1 z 1 z z$ | Branch always. | - |

- Symbols ( $3^{\text {rd }}$ column of table above): the " $c$ " of "bc" and the BO field value can be omitted and replaced with one of these symbols as a suffix. For example, and assuming $\mathrm{y}=\mathrm{z}=0$, the instruction "bc 8,5 , label" can be replaced with "bdnzt 5 , label".
- "y" bits are "branch likely to be taken" hints if set to " 1 ". This is ignored by many implementations. A suffix of "-" added to the instruction clears this bit (branch not likely taken). A suffix of "+" added to the instruction sets this bit (branch likely taken). Example: "bdnzt+ 5, label" is equivalent to "bc 9,5 , label" Many processors of the PowerPC family ignore this hint.
- " $z$ " bits should be zeroed as they are for future extensions.


## Examples:

- bc 8,5, label : Branch if decremented CTR $\neq 0$ and CR[5] $=$ " 1 ".
- bdnzt 5, label : same as above.
- bdnzt (cr1*4)+gt, label : same as above.
- bl label: Branch and link to label (call function, return with blr).
- blr: Branch unconditional to LR (return from function).
- bdza label: Branch absolute to label if decremented $\mathrm{CTR}=0$.
- btctr lt: Branch to CTR if cre[<0] (CR[0]) =" 1 ".
- bf eq, label: Branch to label if cre[=0] $(\operatorname{CR}[2])=" 0$ ".


## Simplified branches (or "classic" branches)

There are simplified "branch conditional" mnemonics that emulate the classic branches of other instruction sets. These mnemonics are for instructions that do not test the CTR.

| Instruction | Operands | Operation |
| :--- | :--- | :--- |
| b<test>[l, a] | $[c r N$,$] target$ | Branch conditionally |
| b<test>lr[l] | $[c r N]$ | Branch to LR conditionally |
| b<test>ctr[l] | $[c r N]$ | Branch to CTR conditionally |

- [crN] is an optional CR subfield number (ie: cr0-cr7), on which the test will take place. If omitted, the default is cr 0 .

Simplified branches tests (using b<test> as example)

| Symbol | Branch if |
| :---: | :---: |
| beg | Equal, or zero (cr[=0] = "1") |
| bge | Greater than or equal ( $\operatorname{cr}[>\theta]=$ " 1 " $\vee \operatorname{cr}[=0]=$ " 1 ") |
| bgt | Greater than ( $\operatorname{cr}[>0]=$ " 1 ") |
| ble | Less than or equal ( $\operatorname{cr}[<0]=$ " 1 " $\vee \operatorname{cr}[=0]=$ " 1 ") |
| blt | Less than ( $\operatorname{cr}[<0]=$ " 1 ") |
| bne | No equal, or not zero ( $\operatorname{cr}[=0]=$ " 0 ") |
| bng | Not greater than (equivalent to ble) |
| bnl | Not less than (equivalent to bge) |
| bns | Not summary overflow (cr[SO] = "0") |
| bso | Summary overflow (cr[SO] = " 1 ") |

Examples:

- bne label : Branch to label if cr0[=0] = "0".
- bsola cr2,label : Branch absolute linking to label if cr2[SO] ="1".
- bltl label : Branch linking to label if cre[<0]="1".
- beqctr cr4 : Branch to CTR if cr4[=0] = " 1 ".
- bgtlrl : Branch linking to LR if $\mathrm{cr} \theta[>0]=$ " 1 "
- bl label: Branch and link to label (call function, return with blr).
- blr: Branch unconditional to LR (return from function).

Special Purpose Register (SPR) Operations

| Inst. | Operands | Operation |
| :--- | :--- | :--- |
| mcrxr | crD | crD $\leftarrow \mathrm{XER}[0: 3]$ then zero XER[0:3] |
| mfcr | rD | $\mathrm{rD} \leftarrow \mathrm{CR}[0: 31]$ |
| mfspr | $\mathrm{rD}, \mathrm{SPR}$ | $\mathrm{rD} \leftarrow \mathrm{SPR}$ |
| mtcrf | crM, rS | CR updated with rS[crM] (see notes below) |
| mtspr | SPR, rS | SPR $\leftarrow \mathrm{rS}$ |
| mtcr | rS | Simplified for mtcrf 0xFF, rS |

- crM is an 8 bit immediate mask (value $0 x 00-0 x F F$ ). The MSb means cr0, the LSb means cr7, and bits in between mean crl-cr6. For example, crM $=0 x A 2=0 b 1010 \_0010$ would mean to load cr 0 , cr 2 and cr 6 from rS into the CR, and leave the other fields (cr1, cr $3, \mathrm{cr} 4, \mathrm{cr} 5$ and cr7) intact.
- There are simplified mtspr mnemonics for several SPRs which allow the omission of the SPR number: mtctr, mtlr, mtxer.
- There are simplified mfspr mnemonics for several SPRs which allow the omission of the SPR number: mftr, mflr, mfxer.


## Trap and System Call Instructions

| Inst. | Operands | Operation |
| :--- | :---: | :--- |
| sc | - | System call |
| tw | TO, rA, rB | Trap if $\mathrm{rA}<\mathrm{TO}>\mathrm{rB}$ is true |
| twi | TO, rA, SIMM | Trap if $\mathrm{rA}<$ TO $>$ EXT(SIMM16) is true |

- TO is a 5-bit field of conditions to test. If any of the conditions are met, the trap is taken
- TO[0] (ie: mask $=0 \mathrm{~b} 10000$ ) means $(\mathrm{a}<\mathrm{b})$
- TO[1] (ie: mask $=0 b 01000$ ) means $(a>b)$
- TO[2] (ie: mask $=0 \mathrm{~b} 00100$ ) means $(\mathrm{a}=\mathrm{b})$
- TO[3] means $(a<b)$ with unsigned compare
- TO[4] means ( $a>b$ ) with unsigned compare


## Condensed alphabetical instructions list

| Instruction |  | Operation |
| :---: | :---: | :---: |
| add[.] | rD, rA, rB | Add |
| addc [0, . ] | rD, rA, rB | Add, saving carry |
| adde[o, .] | rD, rA, rB | Add extended (adding carry) |
| addi | rD, (rA\|0), SIMM | Add immediate |
| addis | rD, (rA\|0), SIMM | Add immediate shifted |
| addic[.] | rD, (rA\|0), SIMM | Add immediate shifted saving carry |
| addme[o,.] | rD, rA | Add to minus one, extended |
| addze[o,.] | rD, rA | Add to zero, extended |
| and[.] |  | AND |
| andc[.] |  | AND with complement |
| andi. | rD, rA, UIMM | AND with immediate |
| andis. | rD, rA, UIMM | AND with shifted immediate |
| b[1, a] | target | Branch always |
| bc [l, a] | BO, BI, target | Branch conditionally |
| bcctr [1] | BO, BI | Branch conditionally to CTR |
| bclr[1] | BO, BI | Branch conditionally to LR |
| beq[1, a] | [crN, ]target | Branch on equal (or zero) |
| bge[1, a] | [crN, ]target | Branch on greater than or equal |
| bgt [1, a] | [crN, ]target | Branch on greater than |
| ble[1, a] | [crN, ]target | Branch on lower than or equal |
| blt[1, a] | [crN, ]target | Branch on lower than |
| bne[1, a] | [crN, ]target | Branch on not equal (or non-zero) |
| bng[1, a] | [crN, ]target | Branch on not greater than |
| bnl[1, a] | [crN, ]target | Branch on not lower than |


| bns [l, a] | [crN, ]target | Branch on not summary overflow |
| :---: | :---: | :---: |
| bso[1, a] | [crN, ]target | Branch on summary overflow |
| cmp | [crD, ]L, rA, rB | Compare signed |
| cmpi | [crD, ]L, rA, SIMM | Compare signed with immediate |
| cmpl | [crD, ]L, rA, rB | Compare unsigned |
| cmpli | [crD, ]L, rA, UIMM | Compare unsigned with immed. |
| cntlzw[.] | rD, rA | Count leading zeros in word |
| crand | crbD, crbA, crbB | AND on CR bits |
| crandc | crbD, crbA, crbB | AND complemented on CR bits |
| crclr | crbD | Clear CR bit |
| creqv | crbD, crbA, crbB | EQV on CR bits |
| crmove | crbD, crbA | Move CR bit |
| crnand | crbD, crbA, crbB | NAND on CR bits |
| crnor | crbD, crbA, crbB | NOR on CR bits |
| crnot | crbD, crbA | NOT on CR bit |
| cror | crbD, crbA, crbB | OR on CR bits |
| crorc | crbD, crbA, crbB | OR complemented on CR bits |
| crset | crbD | Set CR bit |
| crxor | crbD, crbA, crbB | XOR on CR bits |
| divw[0,.] | rD, rA, rB | Divide word |
| divwu[o,.] | rD, rA, rB | Divide word unsigned |
| eqv[.] | rD, rA, rB | EQV (NOT (rA XOR rB) |
| extsb[.] | rD, rA | Sign-extend byte |
| extsh[.] | rD, rA | Sign-extend half-word |
| $\mathrm{lbz}[\mathrm{u}, \mathrm{x}]$ | $r D, d(r A)$ | Load byte unsigned |
| lha [ $u, x$ ] | rD, $\left.{ }^{\text {( }} \mathrm{r} A\right)$ | Load half-word and sign-extend |
| lhz[u, x] | rD, $d(r A)$ | Load half-word unsigned |
| lmw | $r D, d(r A)$ | Load multiple words |
| lwz[u,x] | rD, d(rA) | Load word |
| mcrf | crD, crA | Move condition register field |
| mcrex | crD | Move XER[0:3] to CR field |
| mfor | rD | Move from CR |
| mfspr | rD, SPR | Move from SPR |
| mtcr | rs | Move to CR |
| mtcrf | crM, rs | Update CR fields |
| mtspr | SPR, rS | Move to SPR |
| mulhw | rD, rA, rB | Multiply high word |


| mulli | rD, rA, SIMM | Multiply low immediate |
| :---: | :---: | :---: |
| mullw | rD, rA, rB | Multiply low word |
| nand[.] | rD, rA, rB | NAND |
| neg[o,.] | rD, rA | Negate (2's complement) |
| nor[.] | rD, rA, rB | NOR |
| or[.] | rD, rA, rB | OR |
| orc[.] | rD, rA, rB | OR with complement |
| ori | rD, rA, UIMM | OR with immediate |
| oris | rD, rA, UIMM | OR with shifted immediate |
| rlwimi[.] | rD, rA, UIMM, MB, ME | Rotate left word immediate and mask insert |
| rlwinm[.] | rD, rA, UIMM, MB, ME | Rotate left word immediate and mask |
| rlwnm[.] | rD, rA, rB, MB, ME | Rotate left word and mask |
| sc |  | System call |
| slw[.] | rD, rA, rB | Shift left word (logical) |
| sraw[.] | rD, rA, rB | Shift right word (arithmetic) |
| srawi[.] | rD, rA, UIMM | Shift right immediate (arithmetic) |
| srw[.] | rD, rA, rB | Shift right word (logical) |
| stb [ $u, x$ ] | rs, $d$ ( $r A$ ) | Store byte |
| $\operatorname{sth}[\mathrm{u}, \mathrm{x}$ ] | rS,d(rA) | Store half-word |
| stmw | $r s, d(r A)$ | Store multiple words |
| stw [ $u, x$ ] | rS,d(rA) | Store word |
| subf[ $0,$. ] | rD, rA, rB | Subtract from |
| subfc [o, .] | rD, rA, rB | Subtract from, update carry |
| subfe[o,.] | rD, rA, rB | Subtract from, extended |
| subfic | rD, rA, SIMM | Subtract from immediate, update carry |
| subfme[0,.] | rD, rA | Subtract from - 1 , extended |
| subfze[0,.] | $r D, r A$ | Subtract from 0, extended |
| tw | TO, rA, rB | Trap word |
| twi | TO, rA, SIMM | Trap word immediate |
| xor[.] | rD, rA, rB | XOR |
| xorc[.] | rD, rA, rB | XOR with complement |
| xori | rD, rA, UIMM | XOR with immediate |
| xoris | rD, rA, UIMM | XOR with shifted immediate |

NOTE: Many features have been omitted for brevity. This includes Floating-Point operations and registers, supervisor-level operations, string load and stores and ALTIVEC instructions.
Revision 1, October 12, 2010. © Copyright 2010, Tennessee Carmel-Veilleux [tcv@ro.boto.ca](mailto:tcv@ro.boto.ca), Find the original at http://www.tentech.ca/ppc-assembly-card

